# Porting FreeRtos in PIC24FJ256DA210

**URL:** <https://forums.freertos.org/t/porting-freertos-in-pic24fj256da210/1620>\
**Category:** Kernel\
**Created:** [August 1, 2012, 10:00am UTC](https://forums.freertos.org/t/porting-freertos-in-pic24fj256da210/1620 "2012-08-01T10:00:18Z")\
**Posts on this page:** 2\
**Page:** 1

<div class="post-metadata">

**Author:** ![system](https://d2v6vdsk2p900z.cloudfront.net/original/1X/7fc8fdb729c645aab5b20282bbe34e57cb407be6.jpeg) [@system](https://forums.freertos.org/u/system)\
**Post date:** [August 1, 2012, 10:00am UTC](https://forums.freertos.org/t/porting-freertos-in-pic24fj256da210/1620/1 "2012-08-01T10:00:18Z")

</div>

**[akash2happy](https://sourceforge.net/u/akash2happy/)** wrote on [Wednesday, August 01, 2012](https://sourceforge.net/p/freertos/discussion/382005/thread/48f737ac/#493a):

Hi  
while i’m compiling my program its giving error regarding DSWPAG and DSRPAG.  
i have replace PSVPAG according to the new mapping of register.  
but its not working  
please help me regarding porting of RTOS in PIC24FJ256DA210

---

<div class="post-metadata">

**Author:** ![rtel](https://d3iykfbgfh8zhg.cloudfront.net/user_avatar/forums.freertos.org/rtel/32/31_2.png) [@rtel](https://forums.freertos.org/u/rtel)\
**Post date:** [August 2, 2012, 3:25pm UTC](https://forums.freertos.org/t/porting-freertos-in-pic24fj256da210/1620/2 "2012-08-02T15:25:39Z")

</div>

**[rtel](https://sourceforge.net/u/rtel/)** wrote on [Thursday, August 02, 2012](https://sourceforge.net/p/freertos/discussion/382005/thread/48f737ac/#4c57):

Is there something different in the core of the PIC24FJ256DA210 compared to that of the part used to create the demo in the FreeRTOS download?&nbsp; Or is it a change in the compiler and/or compiler header files that is causing the problem?

Are any of the ports in the Interactive site any help? [http://interactive.freertos.org/forums/104359-microchip](http://interactive.freertos.org/forums/104359-microchip)

Regards.