# FreeRTOS for Renesas RCAR R7 Core

**URL:** <https://forums.freertos.org/t/freertos-for-renesas-rcar-r7-core/10945>\
**Category:** Kernel\
**Created:** [October 21, 2020, 7:33am UTC](https://forums.freertos.org/t/freertos-for-renesas-rcar-r7-core/10945 "2020-10-21T07:33:04Z")\
**Posts on this page:** 6\
**Page:** 1

<div class="post-metadata">

**Author:** ![reshma\_pradeep](https://avatars.discourse-cdn.com/v4/letter/r/4491bb/32.png) [@reshma\_pradeep](https://forums.freertos.org/u/reshma_pradeep)\
**Post date:** [October 21, 2020, 7:33am UTC](https://forums.freertos.org/t/freertos-for-renesas-rcar-r7-core/10945/1 "2020-10-21T07:33:04Z")

</div>

I tried searching for FreeRTOS for R7 core, which is found in Renesas RCAR V3H/H3 boards, but didn’t get any. Are there any sources available for running FreeRTOS in the R7 core of these boards?

---

<div class="post-metadata">

**Author:** ![RealtimeRik](https://d3iykfbgfh8zhg.cloudfront.net/user_avatar/forums.freertos.org/realtimerik/32/581_2.png) [@RealtimeRik](https://forums.freertos.org/u/RealtimeRik)\
**Post date:** [October 21, 2020, 8:32am UTC](https://forums.freertos.org/t/freertos-for-renesas-rcar-r7-core/10945/2 "2020-10-21T08:32:06Z")

</div>

Hi,

I don’t think this has been ported to the R7 in the public domain. I have done it commercially on an R-CAR. The R7 is fairly similar to the R5, the key difference is that the R7 complex has a built in GIC. I think you will have to implement this yourself based on the R5. The R-CAR H3 is a complex processor to work with. I think the only debuggers which support it are the ARM DStream and Lauterbach.

---

<div class="post-metadata">

**Author:** ![rtel](https://d3iykfbgfh8zhg.cloudfront.net/user_avatar/forums.freertos.org/rtel/32/31_2.png) [@rtel](https://forums.freertos.org/u/rtel)\
**Post date:** [October 21, 2020, 3:59pm UTC](https://forums.freertos.org/t/freertos-for-renesas-rcar-r7-core/10945/3 "2020-10-21T15:59:35Z")

</div>

A little more info on RealtimeRik’s reply. There is a Renesas Cortex-R port that you may be able to use as a base here: [https://www.freertos.org/Renesas\_RZ-T\_Cortex-R4F-RTOS.html](https://www.freertos.org/Renesas_RZ-T_Cortex-R4F-RTOS.html) - there are other ports to the R5 too - for example the Cortex-R cores in the Zynq Ultrascale examples.

As RealtimeRik eludes too - the biggest difference between these R cores is going to be the interrupt controller - which may also be from ARM (the ARM GIC), or proprietary. If it is a standard GIC, which it doesn’t sound like it is, then you can probably just use the Ultrascale Cortex-R port (which is GCC, if that is what you need), otherwise you may need to do some customisation to the GIC. This is similar to the Cortex-A cores, where we have instructions for when [the ARM GIC is used](https://www.freertos.org/Using-FreeRTOS-on-Cortex-A-Embedded-Processors.html) and for when a [proprietary GIC is used](https://www.freertos.org/Using-FreeRTOS-on-Cortex-A-proprietary-interrupt-controller.html).

---

<div class="post-metadata">

**Author:** ![RealtimeRik](https://d3iykfbgfh8zhg.cloudfront.net/user_avatar/forums.freertos.org/realtimerik/32/581_2.png) [@RealtimeRik](https://forums.freertos.org/u/RealtimeRik)\
**Post date:** [October 21, 2020, 4:37pm UTC](https://forums.freertos.org/t/freertos-for-renesas-rcar-r7-core/10945/4 "2020-10-21T16:37:08Z")

</div>

@rtel It is a standard GIC (ARM GIC v1.0 compliant). The R7 Core used in the RCAR is an ARM Cortex-R7-MPCore which includes the GIC. In fact I am not sure if it exists in the wild in any other form than the MPCore.

---

<div class="post-metadata">

**Author:** ![reshma\_pradeep](https://avatars.discourse-cdn.com/v4/letter/r/4491bb/32.png) [@reshma\_pradeep](https://forums.freertos.org/u/reshma_pradeep)\
**Post date:** [October 22, 2020, 10:00am UTC](https://forums.freertos.org/t/freertos-for-renesas-rcar-r7-core/10945/5 "2020-10-22T10:00:46Z")

</div>

Thank you @RealtimeRik and @rtel for responding. So what you are suggesting is modifying the R5 FreeRTOS kernel port (in Ultrascale Cortex-R port) to incorporate the GIC, right? The RCAR R7 core has a standard GIC which is ARM GIC v2 compliant.

---

<div class="post-metadata">

**Author:** ![rtel](https://d3iykfbgfh8zhg.cloudfront.net/user_avatar/forums.freertos.org/rtel/32/31_2.png) [@rtel](https://forums.freertos.org/u/rtel)\
**Post date:** [October 22, 2020, 3:56pm UTC](https://forums.freertos.org/t/freertos-for-renesas-rcar-r7-core/10945/6 "2020-10-22T15:56:00Z")

</div>

I think the Ultrascale port also has a standard GIC so you should be able to use that port. Can’t be certain as I’ve never use the RCAR part myself.
