Adding freeRTOS+TCP to freeRTOS in Vitis 2023.2 for Zynq MicroZed

Partners & Sponsors Xilinx
2

You can add the +TCP source/associated files to the existing project.
But you might need to update the hardware configurations, such as the ETH interface ID, pin configs, etc. depending on the board/platform you are using.